MUSIC COMPUTER CX-5M II

SERVICE MANUAL

CX-5MIIC CX-5MIIE CX-5MIIF CX-5MIIA CX-5MIIB CX-5M∏P



CONTENTS

MSX COMPUTER ACCORDING TO AREA 1
SCREEN DISPLAY 1
SPECIFICATION 2
CX-5MII BRIEF DESCRIPTION
MUSIC FUNCTIONS (SFG-05 COMPATIBLE) 7
MIDI RECEIVING AND TRANSMITTING DATA 8
SLOT A AND SLOT B ASSIGNMENT 10
DISASSEMBLY PROCEDURES 11
ADJUSTMENTS 15
OPERATION OF POWER SUPPLY CIRCUIT 16
LSI DATA TABLE
LSI PIN CONFIGURATION
IC DIAGRAM 23
PARTS LIST

008511



Scanned by Jean-Pierre Dubois, converted to pdf by MSXHans, 2001

■ MSX COMPUTER ACCORDING TO AREA

There are different models of YAMAHA MSX COMPUTER according to area, this manual refer to the computer as only the CX-5MII, referring to all models. Where reference to particular model is called for the specific model number pertaining to the area in question will be used. The different model numbers, and the area to which they pertain, are as follows.

CX-5MIIC	Canada	(NTSC)
CX-5MIIE	United Kingdom	(PAL-I)
CX-5MIIA	Australia and New Zealand	(PAL-B)
CX-5MIIF	France	(PAL-G)
CX-5MIIB	Italy	(PAL-G)
CX-5MIIP	Spain	(PAL-G)

SCREEN DISPLAY

Display mode (on the BASIC language mode)

мо	DE	Resolution	Size	Patterns Number	Specified Color	Sprite	Characters
Text I	MAX	256 x 192	2 0	050	2 out of 16		40 × 24
(Screen 0)	h X 8	256	colors	No	37 x 24		
Text II	MAX	512 x 192		256	2 out of 16	No	80 x 24
(Screen 0)	Suggested values	480 x 192	6 × 8		colors		00 X 24
Text	MAX	256 x 192	0.0	950	16 colors Yes	Vac	32 x 24
(Screen 1)	Suggested values	240 x 192	8 x 8	256		29 × 24	
Graphic	MAX	256 x 192	8 x 8	768	16 colors	Yes	32 x 24
(Screen 2)	Suggested values	240 x 192					29 × 24
Multi-color	MAX	64 x 48blk	4 x 4		10 1	Yes	
(Screen 3)	Suggested values	60 × 40blk	per block	_	16 colors	res	_

Suggested values: The eight pixels form the left and the sixteen pixels from the right of the horizontal line are not used by the software.

SPECIFICATION

CPU Type:

LH0080A (Z80A compatible)

Clock: Wait:

3 579545MHz 1 wait in M1 cycle

NMI-not used Interrupt:

INMI-not used INT-accept interrupts from VDP and cartridge SLOT The interrupt mode is Z80 mode 1. The interval of the interrupt is 50Hz (NTSC: 60Hz).

Power on reset and reset switch.

Reset: MEMORY

> Main Memory: (RAM) BASIC ROM:

128 Kbyte (128 Model)

64 Kbyte (64 Model) 32 Kbyte (MSX1-BASIC) 16 Kbyte (for 80 Chara) 16 Kbyte

Sub ROM: Video RAM:

VIDEO DISPLAY Video Display Processor (VDP) V9938

Type:

Character Set: Color:

256 alphanumeric and graphic characters

16 colors

SCREEN 0 or SCREEN 1 Text mode: Capability:

24 lines by up to 80 columns (Software selectable)

Resolution:

256 x 192 pixels (non interlace)

INPUTS AND OUTPUTS

Keyboard:

Stroke type step sculpture keyboard. Stroke type step sculpture keyboard.
Alphanumeric and special characters . 48
Control and special effect keys . . . 16
Cursor movement keys 4
Function keys (programmable) . . . 5
CAPS lock key with LED indicator

Cassette Interface:

8 pin DIN female connector
Baud rate 1200/2400 BPS selectable by
software, FSK format. With remote
control (Cassette motor ON/OFF)

Printer Interface:

Standard centronics 8-bit parallel TTL

logic level 14 pin female connector

Univarsal I/O Interface:

2 ports (JOYSTICK) 9 pin male connectors TTL logic level

Audio/Video Output:

1) MONITOR output
RCA type pin connector
CX-5MIIE, F, A, B, P
PAL composite video output 75

ohm
CX-5MIIC
NTSC composite video output 75

ohm

2) SOUND output

RCA type pin connector CX-5MIIC, E, F, A, B, P 8 octaves 3 tones + noise BEEP sound

BEEF Sound

3) RF output
RCA type pin connector
CX-5MIIC: NTSC (VHF3, 4)
CX-5MIIA: PAL (VHF3, 4)
CX-5MIIE, F,B,P:PAL (UHF36)

4) RGB output

8 pin DIN female connector
CX-5MILC, E, F, A, B, P

5) Color or Block/White switch
Monitor and RF output used

Upper SLOT A, B:

SLOT 1, 2 50 pin MSX standard female con-

nector

SIDE SLOT:

60 pin edge card connector FM

sound unit

BILT in ROM SOCKET: SLOT 30

30 pin plug right ungle type

FM SOUND SYNTHESIZER UNIT

Number of Preset Voices: 46

Simultaneous Notes: Up to 8 notes

Audio L/R Outputs:

 $-9 \pm 2 dB$, 1.8k Ω RCA-pin jacks 5 pin DIN female connectors

MIDLIN/OUT:

For connection to an optional YK-01 or Music Keyboard:

YK-10, 20 music keyboard. 20 pin male connector

POWER SUPPLY UNIT CAPACITY

+5V ± 5% 2.0A +12V ± 10% 0.3A -12V ± 10% 0.16A

GENERAL SPECIFICATIONS

Line voltage:

CX-5MIIC 117V±15%, 50/60Hz CX-5MIIE, F, A 220 ~240V, 50/60Hz CX-5MIIB, P 120V±10%, 50/60Hz 220V±10%, 50/60Hz Switchable

Switchable

Power input: 10W 18W MAX


440(W) x 285(D) x 98(H) Measurement: Weight: 3.5 kg (about)

AC cable:

2,000 mm + 50 mm with AC plug (CX-5MIIC, F, A, B, P)

■ CX-5MII BRIEF DESCRIPTION

• Memory map and slot area



Terminology: Primary slot Slot which is enabled by slot select register with in MPS chips (I/O address 0A8H)

Secondary slot . . . Slot which is enabled by expansion slot register placed at 0FFFH (Memory address)

Page Block of memory (maximum 16KB) in each slot. A slot is divided into 4 pages.

* Every select signal of each slot is output from MPS (100 pin LSI: S-3527)

MSX BASIC ROM ROMCS

* With the memory mapper circuit, the block by the unit of 16K bytes in the PHYSICAL MEMORY space can be mapped freely on each page of the MAIN MEMORY space.

• I/O port area map

The CPU (Z80A) has a 256-bytes area as I/O ports. Under the MSX specification, the 256-bytes (00H $\stackrel{\sim}{\sim}$ FFH) are reserved in the following way:

,					
	ſ	Address	R/W	Functions	
FFH	MAP Register	FFH	R/W	Map register for PAGE 3	MAP Register
F0H		FEH	R/W	Map register for PAGE 2	. 1 :
E0H		FDH	R/W	Map register for PAGE 1	•
D0H		FCH	R/W	Map register for PAGE ϕ	*
С0H В0H		АВН	w	Command register	PPI chips Compatible in MPS
A8H	PPI	AAH	w	MSX system control output	clips
A0H	ssg	А9Н	R	Reads return signals from keyboard	
98H	VDP	A8H	R/W	Primary SLOT select register	
90H	Printer	A2H	R	DATA read	SSG chips Compatible in MPS
88H		A1H	w	DATA write	chips
80H	<u> </u>	АОН	w	SSG register address latch	
00H		9BH	R/W	DATA register Read/write	VDP (V9938)
	\\	9AH	w	DATA write	TMS9918 Compatible
	\\	99H	R/W	Status read/command write	
	\\	98H	R/W	V-RAM DATA read/write	
	\ '	91H	w	Print DATA latch output	TTL Logic level
	\	90H	R/W	Strobe out/status in	in MPS chips

All I/O port addresses shown in the above I/O port area map are located within the 100-pin LSI (S-3527). The LSI encloses the μ PD-8255A (PPI), YM2149 (SSG), and printer control circuit shown in the map. In addition, it has memory area and slot control functions.

* MPS (S-3527) I/O ports register

All the following MPS (S-3527) I/O ports provide the same port control functions as the PPI (μ PD-8255AC) and SSG (YM2149):

I/O address A8H (PA0 ~ PA7): Slot select data register

A9H (PB0 \sim PB7): Keyboard scanning data input (return) port

AAH (PC0 \sim PC3): Keyboard scanning data output port

(PC4): Data recorder (cassette recorder) motor ON/OFF control bit (PC5): Output FSK specification data to data recorder (cassette)

(PC6): CAPS LED control bit (on when "L") (PC7): Emits beeping sound through 1 bit output

I/O address A0H \sim A2H

Internal SSG register number: 10H

(IOA0 \sim IOA5): Input port for general purpose. Input/output port (JOYSTICK 1, 2) data scanning.

(IOA6): Not used

(IOA7): Input port for data from data recorder (cassette).

Internal SSG regester number: 11H

(IOB0 \sim IOB3): JOYSTICK port scanning data output.

(IOB4): JOYSTICK 1 strobe signal output. (IOB5): JOYSTICK 2 strobe signal output. (IOB6): JOYSTICK 1 or 2 select signal


"L" ... JOYSTICK 1 selected
"H" ... JOYSTICK 2 selected

• MPS (MSX Port Controller and Sound Generator): S-3527

The MPS (S-3527) is a 100-pin CMOS LSI specifically developed to support MSX. With a built-in PPI (μ PD-8255) and SSG (YM-2149), the MPS provides the following system controller functions:


- Memory and slot area control
- ROM (MSX-BASIC ROM: 32K bytes) access ROMCS
- RAM (D-RAM: 64K bytes) access RAS, MPX, WE, CAS2
- Basic slot (# 1, # 2, # 3) control . . . Primary slot control
- Selection and control of expansion slots (# 00, # 01, # 02, # 03) . . . Secondary slot
- I/O area (I/O peripheral) control
- Printer control
 - BUSY, PDBn, PSTB
- VDP (video display processor) control VDPCW, VDPCR
- With a built-in PPI (μPD-8255) and SSG (YM-2149)
- 3-Channel 3-level voice and noise output
- Dual joystick (or general-purpose port) control
- Data recorder I/O control
- Keyboard control
- Insertion of 1 WAIT in the CPU M1 cycle
- RESET signal processing
- CPU clock (3.57954 MHz) input

« MPS Block Diagram »



* Removing MPS

- 1 Cut the legs with a cutter, being careful not to damage the pattern, as show in Figure A or fuse the solder with a special soldering iron as in Figure B.
- 2 After removing the MPS, desolder it with care not to damage the pattern.



• VDP (Video Display Processor): V-9938

The VDP (V-9938) is a 64-pin MOS LSI developed for MSX2 concurrently with the MPS. The VDP is run on the MSX1 specifications. It provides the following functions:


To provide software compatibility with the VDP (TMS9918A).

To generate linear RGB signals and composite video signals. Here, various video signals are produced from the linear RGB signals without using the composite video signals.

To use 16K bytes as video-RAM.

To supply a CPU clock (3.579545 MHz). The clock generated by a quartz oscillator (21.47727 MHz) connected to pins 63 and 64 is internally demultipled and output to CPU clock pin 8.

≪ VDP Block Diagram ≫



■ MUSIC FUNCTIONS (SFG-05 COMPATIBLE)

• Audio characteristics

Output level	1 tone	4 tone	8 tone \
LINE OUT (L, R)	− 16 ± 2dBm	– 11 ± 2dBm	− 9 ± 2dBm
Standard BUS (59PIN)	17 ± 2dBm	– 12 ± 2dBm	– 10 ± 2dBm

Condition: KEY 440Hz to 880Hz, 1 to 8 tones when FM standard FLUTE tone is selected.

Note : SOUND-IN of standard BUS is 49 pin and that of SIDE SLOT is 59 pin.

• Filter characteristics

Condition	440Hz	1KHz	2.7KHz	10KHz	16KHz	20KHz
CTI [iC101 9pin] OFF (L or R-ch)	+ 7.5 ± 1dB			+ 6.0 ± 1dB	+ 4.2 ± 1dB	+ 2.8 ± 1dB
CTI [iC101 9pin] ON (R-ch only)	+ 7.5 ± 1dB	+ 6.3 ± 1dB	+ 1.5 ± 1dB	- 9.5 ± 1dB		

• Output impedance

LINE OUT	1.8ΚΩ
BUS OUT	1.0ΚΩ

• Music function I/O address map

Address			Inp	out			OUTPUT	Internal register
Address	CSO	RD	WT	A 2	Α1	Α0	ОРМ	into managers.
		1	1				1	
	0	0	1	0	0	0		OPM STATUS REGISTER * in YM2195 (OPM)
3FFOH	0	1	0	0	0	0	1	OPM ADDRESS REGISTER * in YM2195 (OPM)
	0	0	1	0	0	1	0	OPM DATA REGISTER * in YM2195 (OPM)
3FF1H	0	1	0	0	0	1		OPM DATA REGISTER * in YM2195 (OPM)
	0	1	0	0	1	0		Register for data latched to STO to ST7 output ports
3FF2H	0	0	1	0	1	0		Data buffer for SD0 to SD7 input ports
	0	1	0	0	1	1		MIDI IRQ VECTOR ADDRESS REGISTER
3FF3H		0	1	0	1	1]	
	0	1	0	1	0	0		EXTERNAL IRQ VECTOR ADDRESS REGISTER
3FF4H		0	1	1	0	0	1	
	0	0	1	1	0	1		MIDI standard UART DATA READ BUFFER
3FF5H	0	1	0	1	0	1		MIDI standard UART DATA WRITE BUFFER
25501:	0	0	1	1	1	0		MIDI standard UART STATUS REGISTER
3FF6H	0	1	0	1	1	0	}	MIDI standard UART COMMAND REGISTER
3FF7H				1	1	1		

MIDI RECEIVING AND TRANSMITTING DATA

The unit receives the following MIDI signals (when CALL MUSIC is functioning).

● MIDI receiving data

• Channel message

When the MIDI receiving channel is specified for each instrument, the unit receives the following MIDI signals transmitted through the specified channel.

① Key-OFF

1000nnnn (8 n H) n = channel No. Status Note No. 0 k k k k k k $k = 0 (C-2) \sim 127 (G8)$

Velocity 0 v v v v v v v: Neglected

② Key-ON

Status 1001nnnn (9 n H) n = channel No. Note No. 0 k k k k k k k $k = 0 (C-2) \sim 127 (G8)$ 0 v v v v v v v = 0 Key-OFF Veleciry v = 1 ~ 127 Key-ON

(3) Control change

1011nnnn (BnH) n = channel No. Status Control No. 0 c c c c c c c c = control No.

Control Value 0 v v v v v v

C = 5 Portamento time (SOLO mode only) C = 7 Volume

C = 64 Sustain switch

C = 65 Portamento switch (SOLO mode only)

C = 125 All notes OFF

4 Program change

Status 1100nnnn (Cn H) n = channel No.

Program No. Opppppp p = program No. $(0 \sim 47)$

• System real time message

The unit receives the following system real time messages when the play clock is MIDI.

① Timing clock

11111000(F8H) Status

② Start

Status 11111010(FAH)

3 Continue start

Status 11111011(FBH)

4 Stop

Status 11111100(FCH)

• MIDI transmitting data

The unit transmits the content played by the music keyboard and reproduction data through MIDI channel 1.

• Channel voice message

① Key-OFF/Key-ON

Status 10010000(90H)

 $k = 0 (C-2) \sim 127 (G8)$ Note No. 0 k k k k k k k Velocity v = 0key-OFF 0 v v v v v v $v = 1 \sim 127$ key-ON

• System real time message

The unit outputs the following system real time messages when the play clock is INTERNAL.

① Timing clock

Statús ---11111000(F8H) 2 Start

Status 11111010(FAH) (3) Stop

11111100(FCH) Status

[8 Voices Polyphonic Synthesizer/Sequencer] Date: 10, Apr. 1985
Model CX-5MIIMusic Function MIDI Implementation Chart Version: 1.00

Fu	nction	Transmitted Synthe.: Sequencer	: Solo	Recogniz		: Remarks :
Basic Channel	Default : Changed	: 1 - 16 : 1-16			Same : X	* #,2+#4 ,off,
: Mode	Default Messages Altered	: 3 : ×	: : :	3 × ×	: × : × * : ×	:
:Note :Number :	True voice:	: 36-84: 0-127 :*******	: :	0 — I: 0 — I:		:
Velocity		× V=64:0V=1-127 × 9nH V=0	; ;	O ×	: × : ×	: :
After Touch	Key's Ch's	× ×	:	× ×		: :
Pitch Be	nder :	×	:	×		:
: ::Control ::Change	(5) : (7) (64) : (65)	: X : X	: 0 : 0 : 0 : 0 : :	: x : 0 : 0 : x : : : x : : : : : : : :	× × × ×	Portamento Speed Volume Sustain ON/OFF Portamento ON/OFF :
: : : : : : Proq		: : : : : : : :	: : : : : : : : : :	0 - 47	×	: : : : : :
:Change :		:* * * * * * * * * * * * * * * * * * *	: +	0 -47	×	:
:System E		×	:	×		: +
	Song Sel :	: X : X : X	: : :	× × ×		: : : +
:System Real Tim		(Internal Mode) (Internal Mode)	: 0	(MIDI I		: : * Except FBH
: :Al	tive Sense : set	: (126, 127, 123)	: :) (1: × ×	: × : × : × : ×	: :
Notes	: :	In Split/Dual-Mode (of is same as Inst#In order to clear all now we send [All note:	POLY M 1'S otes,			# 2

■ SLOT A AND SLOT B ASSIGNMENT

Pin No.	Pin Name	1/0	Description
	, <u>CS1</u>	O	Select Signal for-ROM 4000H-7FFFH
1 2	CS2	0	Select Signal for ROM 8000H-BFFFH
3	CS1, 2	0	Select Signal for ROM 4000H-BFFFH
4	SLTSL	Ö	Slot Select Signal
5	N/C	_	Inhibited to use
6	RESH	0	Dinamic RAM refresh signal
7	EXT WAIT	ĭ	WAIT request, open collector signal
8	EXTINT	i	Maskable interrupt request, open collector signal
9	M1	ò	M1 signal from CPU
10	BUSDIR	ĭ	Direction Control for external Bus Buffer
11	TORO	Ö	I/O request from CPU
12	MERQ	ő	Internal memory request from CPU
13	WR	ŏ	Write request from CPU
14	RD	ŏ	Road request from CPU
15	RESET	ő	System Preset signal
16	N/C	_	Inhibited to use
17	A9	0	\
18	A15	ő	
19	A11	Ö	
20	A10	Ö	
21	A7	ŏ	
22	A6	ŏ	
23	A12	ŏ	
24	A8	Ö	
25	A14	ő	Address Bus signal
26	A13	o	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
27	A1	Ö	
28	A0	ō	
29	A3	Ō	
30	A2	ō	
31	A5	ō	
32	A4	0	
33	D1	1/0)
34	D0	1/0	
35	D3	1/0	
36	D2	1/0	Data Bus signal
37	D5	1/0	
38	D4	1/0	
39	D7	1/0	
40	D6	1/0]
41	GND	_	Ground
42	CLOCK	0	System Clock 3,579545MHz
43	GND		Ground
44	SW1	-	System protection
45	+5	-	Power Supply +5V
46	SW2		System protection (Note: SW1 and SW2 is in connection when Cartridge is inserted.)
47	+5	-	Power Supply +5V
48	+12	_	Power Supply +12V
49	SOUND IN	1	Sound input line (-5dbm) mixed with PSG sound and output
50	-12	_	Power Supply -12V

• SIDE SLOT assignment


Pin No.	Pin Name	1/0	Description
1	SOUND OUT	0	Mixing Sound out of SSG, PP1
2	GND	-	Ground
3	GND	-	Ground
4	NC	1 - 1	
5	NC		Non connect
6	NC	- 1	
7	VIDEO	0	Video Out
8	NC	1 - 1	
9	NC	- [Non connect
10	NC	-	
11 ~ 60	11.00		Exactly same as regular slot

■ DISASSEMBLY PROCEDURES


- Before Proceeding with Repair:
- 1 Detach the side slot unit or cover.
- 2 Remove the screw in the center of the bottom case.
- 3 Remove the built-in ROM cartridge cover. If a ROM cartridge has been installed, remove it also.
- 4 Uncover the backup battery cover, remove the battery. (only ${\sf MSX}_2$ Version)

1) Top Case Removal

- 1 The top case can be lifted by pushing it at claws with a standard screwdriver as shown in Figure A. There are four claws. Release them one by one.
- 2 After releasing all the four claws, detach the top case by lifting it a little on the rear side. The top case is fixed on the front side at the claw as shown in Figure B. Never use undue force to release it.









2) Keyboard Unit Removal

- 1 Remove four screws on both sides (four in total) of the keyboard unit.
- 2 Lift off the keyboard unit, slowly removing the flat cable from the CPU circuit board.
- 3 Remove Upper shield (only CX-5MIIU, G)






• Board and Unit Removal Procedures

Remove the boards and units in the following sequence. Reverse the removal procedures to reinstall them.


- Step 1) Power supply unit removal
- Step 2) Video module unit removal
- Step 3) Side slot earth plate removal
- Step 4) Main CPU board removal
- Step 5) Bottom shield removal

3) Power Supply Unit Removal

- 1 Pull out the power connector attached to the power supply unit. Next, disconnect the AC inlet (power switch and power cable). Then, pull out the connector (bundled wires) from the CPU circuit board.
- 2 Remove four screws. Next, pulling forward the stopper claw extending from the bottom case, lift the CPU board on the front side. Then, remove the power supply unit by pulling it forward as a whole.




- 4) Video Module Unit Removal
- 1 Pull out the connector from the CPU circuit board.
- 2 Remove two screws
- 3 Pushing the rear panel inward a little, lift off the video module unit.
 (The video module unit has legs as shown. Be careful not to damage them during removal.)
- * In attaching the connector to the video module unit, insert it while holding the lower side of the circuit board as it is easily cracked.



5) CPU Circuit Board Removal

- 1 Remove seven screws securing the CPU circuit board in position.
- 2 Remove the side slot earth plate.
- 3 Release the two stopper claws extending from the bottom case by lifting the board a little on the front side. Then, remove the CPU circuit board by pulling it forward. Note that the in CPU circuit board is also secured in position by two stopper claws from the bottom case. The printer connector stoppers may be secured with a rubber band to facilitate servicing.



* The video RAM circuit board and the main RAM circuit board are screwed to the bottom case by a grounding plate each. Follow the steps below to remove these boards.

6) Video RAM Circuit Board Removal


- 1 Remove one screw securing the video modulation unit, or remove the video modulation unit. Next, release the board stopper claws.
- 2 Detach the video RAM circuit board from the CPU circuit board connector.

7) Main RAM Circuit Board Removal

- 1 Remove one screw securing the power supply unit, or remove the power supply unit.
- 2 Remove the side slot earth plate.
- 3 Next, release the board stopper claws and detach the main RAM circuit board from the CPU circuit board connector.

8) Overhauling Keyboard Unit

- 1 Desolder S64, S63, D2, and D1 (CAPS and CODE key switches and LEDs) on the sub-circuit board $\textcircled{\scriptsize 1}$.
- 2 Raise the sub-circuit board by removing the six plastic pins securing the sub-circuit board and the power LED. Extract the CN2 and CN3 flat cables at this time ②.
- 3 Remove the switch frame by unscrewing 17 special screws.
- 4 Pull out the keytops slowly as shown.
- 5 The key switch unit can be removed by holding it on the left and right claws and pushing them inward.



ADJUSTMENTS

Adjustment	Equipment required	Measure at	Adjust	Readings
+5V supply voltage	DVM (Digital voltmeter)	Pin #4 and 7 of connector CN2, CPU board	VR101 power supply	+5V ± 0.25V
Clock frequency	Frequency counter	Pin #6 of Z80A CPU		3.579545MHz ± 500Hz

Notes) Check AC line voltage to insure that it is specification voltage ± 10%.

The adjustment for +5V supply voltage should be made while the circuitry of the CX-5MII is connected.


• Measurement

Item	
Conditions	 Connect power circuit to CPU board. Apply no load to each slot (game cartridge, etc.) of CPU board. Don't connect peripheral equipments (printer, JOYSTICK, etc.).
Voltage	+5V ± 5%
Voltage to be confirmed	· -12V (1 pin) & GND: -12V ± 12.5% · +12V (2, 3 pin) & GND: +12V ± 12.5%

- Adjust VR101 so that the above listed voltages are obtained at each voltage output pin with each unit connected. Also, confirm that the output voltage is within the tolerance range even when the power voltage is 220 to 240V or 117V.
- Check to make sure that each output voltage is within the cartridge protect voltage when the micro switch of the upper slot is turned OFF (pressed) or the 9 pin circuit of CN102 is opened.

Circuit name	Voltage	Tolerance range	Cartridge protect voltage
-5V	+5V	± 5V	Within 1V
+12V	+ 12V	± 12.5V	Within 2V
-12V	-12V	± 12.5V	Wihtin 2V

■ OPERATION OF POWER SUPPLY CIRCUIT



The following is the destination and operation of the circuit.

- 1. In D1, C1 and RB are the base drive circuits, and the base current of Q102 is determined by RB.
- 2. Q101 operates as a voltage controller and cartridge protector.
- 3. The photocoupler (PC1) feeds the voltage fluctuation of +5V back to the control circuit through the error detection circuit at all times. The control circuit controls output, based on the information fed back, by increasing and decreasing the base current of Q101 changing the oscillating frequency of Q102.
- 4. SW1, SW2 connected to Q103 in the cartridge protector circuit is ON at all times.
- 5. When Q103 is ON and the ROM cartridge is set in the slot-A erroneously, SW1 is turned OFF.

Next, Q103 is turned ON, and the current flowing in the photocoupler (PC1) increases.

Then, the photocoupler (PC1) on the control circuit is turned ON to turn ON Q101.

The oscillating frequency of Q102 increases, the energy stored in L1 decreases, and output voltage lowers. When the ROM cartridge is properly set afterwards, A and B points in Fig. A are short-circuited, and voltage increases again.

LSI DATA TABLE

• CPU (LH0080A)

PIN NO.	PIN NAME	1/0	ACTIVE	FUNCTION
1~5	A11, 12, 13, 14, 15	0		Address bus
6	φ	1	1 i	CPU clock input (3.579545MHz)
7~10	CD4, 3, 5, 6	I/O	1 1	Data bus
11	VDD	1		Voltage Supply +5V
12~15	CD2, 7, 0, 1	1/0	1	Data bus
16	INT	'	L	Mask-able interrupt input pin: Mode 1 is used for interrupt of MSX-
			1	BASIC which is input by taking the logic OR of the VDP interrupt
				output (every 1/60s.) and the cartridge interrupt input (EXT INT)
17	NMI		1	Non-connect
18	HALT		1	Non-connect
19	MREQ	0	L	Active when the effective address for memory access is on the address bus.
20	IORQ	0	L	Active when the effective address for the input/output port access is on
			1	the address bus (also active when in INT or ACK cycle)
21	RD	0	L	Active during the period when the CPU can receive data from the memory
			and input/output port.	
22	WR	0	L	Active when the CPU sends data to be stored in the memory and input/
		i	1	output port to the data bus.
23	BUSAK		1 1	Pull up (+5V)
24	WAIT	1	L	CPU remains in the wait state as long as this signal is active "L".
			1 1	(No refresh signal is generated when in the WAIT state.)
25	BUSRO			Non-connect
26	RESET	1	L	The program counter becomes "0" at the RESET input and the CPU is
			1 1	initialized.
27	M1	0	L	One "L" pulse is output at each instruction fetch cycle (also active when
				in the INT or ACK cycle)
28	RFSH	0	L	Active when the low order 7 bit refresh address for D-RAM is on the
			1 1	address bus
29	Vss	1		Ground
30 ∼ 40	A0, 1, 2, 3, 4, 5, 6,	0		Address bus
	7, 8, 9, 10			

• MPS (\$3527)

PIN NO.	PIN NAME	1/0	ACTIVE	FUNCTION	
1	CMI	1		Read signal input from cassette tape	
2	CMO	0	1	Write output to cassette tape	
3	REM	0		Cassette control signal output (motor ON/OFF control)	
4	PRISND	0) I	Software-controlled sound output	
5	SSGSND	0	ŀ	SSG anlog sound output	
6	Vss		l I	OV SSG ground	
7	VDPCW	0	l l	VDP (Video Display Processor) write timing signal output	
8	VDPCR	0		VDP read timing signal output	
9	RSEL	1		Slot expansion address input	
10~18	AB15 ~ AB0	1	į į	Z80A CPU address bus input (9 bits) (AB15, AB14, AB7, AB6, AB5,	
				AB4, AB3, AB1, AB0)	
19~26	DB7 ~ DB0	1/0		Z80A CPU data bus I/O (8 bit)	
27	SLT03/33	0	1	Expanded slot 03 select signal	
28	SLT01/31	0	Expanded slot 01 select signal		
29	ϕ OUT	0	1	Z80A CPU clock output	
30	φIN	ı	Clock input (This signal is used via a buffer for clock input to other than		
				the Z80A).	
31	Vss			0V ground	
32	RST O	0	1	Slot expansion initialization signal input	
33	RST I	1		Slot expansion initialization signal input (RESET signal input)	
34	M1	1		Z80A CPU M1 input	
35	RFSH	1		Z80A CPU RFSH input	
36	MREQ	1		Z80A CPU input	
37	IORQ	1		Z80A CPU IORQ input	
38	RD RD	1		Z80A CPU RD input	
39	WR	1		Z80A CPU WR input	
40	VDD			+5V power supply	

PIN NO.	PIN NAME	1/0	ACTIVE	FUNCTION
41	WAIT	0	*/△	1WAIT request signal output in M1 cycle (Wired logic with external WAIT
,				signal possible)
42	ROMCS	0		MSX BASIC ROM select signal output
43	RAS	0	j	D-RAM RAS signal output (with Z80 RAS only refresh, function)
44	MPX	0	ì	D-RAM address multiplex signal output
45	CAS 3	0		D-RAM CAS signal output (CAS3: SLOT #0 C000 ~ FFFF)
46	CAS 2/E	0		D-RAM CAS signal output (CAS2/E: SLOT #32 0000 ~ FFFF)
47	WE	0	ŀ	D-RAM write enable signal output
48	FWD 1	1	*	JOYSTICK FWD 1 signal or general-purpose port input
49	BACK 1	1	•	JOYSTICK BACK 1 signal or general-purpose port input
50	LEFT 1	- 1		JOYSTICK LEFT 1 signal or general-purpose port input
51	RIGHT 1	- 1	*	JOYSTICK RIGHT 1 signal or general-purpose port input
52	TRGA 1	1/0	*/△	JOYSTICK TRGA 1 signal or general-purpose port output (I/O by wired
				logic)
53	TRGB 1	1/0	*/△	JOYSTICK TRGB 1 signal or general-purpose port output (I/O by wired
				(ogic)
54	STB 1	0		General-purpose port output
55	FWD 2	1	•	JOYSTICK FWD 2 signal or general-purpose port input
56	BACK 2	1		JOYSTICK BACK 2 signal or general-purpose port input
57	LEFT 2	1		JOYSTICK LEFT 2 signal or general-purpose port input
58	RIGHT 2	1		JOYSTICK RIGHT 2 signal or general-purpose port input
59	TRGA 2	1/0	*/△	JOYSTICK TRGA 2 signal or general-purpose port output (I/O by wired
				logic)
60	TRGB 2	1/0	*/△	JOYSTICK TRGB 2 signal or general-purpose port output (I/O by wired
				logic)
61	STB 2	0		General-purpose port output
62	Y10/SK		*/△	Not used (Keyboard scanning signal output (1 bit))
63	JIS/50	. 1	*	Keyboard layout control input
64	CAPS	0		CAPS LED control signal output (Direct lighting of LED possible)
65	CODE	0		CODE LED control signal output (Direct lighting of LED possible)
66~73	$\overline{x0} \sim \overline{x7}$	1		Keyboard return signal input (8 bits) (X6 serves as function select input
				on a reset.)
74~83	$\overline{Y0} \sim \overline{Y9}$	0		Keyboard scanning signal output (10 bits)
84	CS1	ő	"	ROM select signal output (4000 ~ 7FFF)
85	CS2	0		ROM select signal output (8000 ~ BFFF)
86	CS12	0		ROM select signal output (4000 ~ BFFF)
87	SLT1	ő		Slot select signal output (SLOT #1)
88	SLT2	0		Slot select signal output (SLOT #2)
89	SLT3/30	ő		Slot select signal output (SLOT #3)
90	VDD	"		+5V power supply
91	BUSY			Printer status input
92~99	PD87 ~ PD80	0		Print data output (8 bits)
100	PSTB	ŏ		Printer strobe output
'00	1310	"		

Note) * With pullup resistor (\simeq 22K) \triangle Open Drain (Pull Down) OUTPUT

• VDP (V9938)

PIN NO.	PIN NAME	1/0	FUNCTION	
1	GND		Ground	
2	DHCLK	0	Not used	
3	DLCKL	1/0		
4	VDS	0	Not used	
5	HSYNC	1/0	High level (high to middle): output, low level (middle to low): input	
		İ	High: Non-HSYNC timing or color burst timing	
			Middle: HSYNC timing or color burst timing	
İ			Low: HSYNC input	
6	CSYNC	1/0	High level: composite SYNC output, low level: VSYNC input	
7	BLEO	0	Not used	
8	CPU CLK	0	1/6 X'TAL frequency output	
9	RESET	1	MSX-VIDEO circuit initialization	
10	YS	0	Not used	
11	CBDR	0	Not used	
12~19	C7 ~ C0	1/0	Not used	
20	GND	İ	DAC ground	
21	VIDEO	0	Not used (Composite video signal output)	
22	G	0	Linear RGB signal output	
23	R	0	Linear RGB signal output	
24	В	0	Linear RGB signal output	
25	INT	0	CPU interrupt request signal output (low: Interrupt-request)	
26	LPS	1	Not used	
27	LPD	1	Not used	
28	MODE 1	1	CPU interface mode select signal	
29	MODE 0	1	CPU interface mode select signal	
30	CSW	1 1	CPU-VDP write strobe	
31	CSR	1	CPU-VDP read strobe	
32	CD7	1/0	CPU-data bus	
33	VBB	0	Circuit board voltage	
34~40	$CD0 \sim CD6$	1/0	CPU data bus	
41~48	RD0 ∼ RD7	1/0	VRAM data bus	
49~56	AD0 ∼ AD7	0	VRAM address bus	
57	R/W	0	VRAM write strobe	
58	Vcc		+5V power supply	
59	CASX	0	Not used	
60	CAS1	0	Not used	
61	CASO	0	VRAM column address strobe	
62	RAS	0	VRAM low address strobe	**
63	XTAL 1	1	X'TAL connection (Externally oscillated clock is input to this pin.)	
64	XTAL 2	1	X'TAL connection (Externally oscillated clock is input to this pin.)	

Note) * With pullup resistor (\simeq 22k) \triangle Open Drain (Pull Down) OUTPUT

• 16Kbit × 4 DRAM (MB81416-12)

PIN NO.	PIN NAME	1/0	ACTIVE	FUNCTION
1	ŌE	1		Output enable
2,3	DQ1, DQ2	1/0		Data output
4	WE	1		Write enable, write mode at active "L"
5	RAS	1		Lower address strobe
6∼8	A6, 5, 4	1		Address input
9	VDD			Voltage Supply +5V
10~14	A7, 3, 2, 1, 0	1	1	Address input
15	DQ3	I/O		Data output
16	CAS			Column address strobe
17	DQ4	1/0		Data output
18	Vss			Ground
				Note) MB81416 is an N channel MOS RAM consisting of 16384 word x 4 bit. RAS only refresh type, write cycle (early write) type.

• 64Kbit DRAM (MB8264)

PIN NO.	PIN NAME	1/0	ACTIVE	FUNCTION	
1	N.C			Non-Connect	
2	' D in	1	1 -1	Data input	
3	WE	1	L	Write enable, write mode to D-RAM at active "L"	
4	RAS	1	L	Lower address strobe	
5~7	A0, 2, 1	1		Address bus input	
8	Vcc			+5V	
9~13	A7, 5, 4, 3, 6	1		Address bus input	
14	D out	0		Data output	
15	CAS	1 1	L	Column address strobe	
16	Vss		1	Ground	

• DAC (YM3012)

PIN NO.	PIN NAME	1/0	FUNCTION	
1	VDD	_	+5V power	
2	CLOCK	1	Timing clock for synchronizing with OPE	
3	GND	_		
4	DATA	1	Tone sirial data	
5	SAM2	1	Sampling data (for LR separator)	
6	SAM1	1	Sampling data (for LR separator)	
7	ICL	1	Initial clear	
8	GND	_	Ground for analog	
9	CH1	0	1CH (L-CH) analog signal	
10	CH2	0	2CH (R-CH) analog signal	
11	сом	0	Offset control	
12	To BUF	0	Offset control	
13	Mid-point	0	Offset control	
14	BIAS compensation	0	Offset control	
15	BIAS	0	Offset control	
16	GND	- 1		


• MKS (YM2148)

PIN NO.	PIN NAME	1/0	FUNCTION	REMARKS
1	Vss		Ground	
2~4	$A_0 \sim A_2$	1	Selection signal for internal registers	
5	cs	1	Chip select	
6	WT	1	Write request for data from CPU	
7	RD	1	Read request for data from CPU	
8	ОРМ	0	Address decode out to OPM	Output when A_0 to A_1 address input is 0 or 1.
9~16	$st_0 \sim st_7$	0	Used as strobe output to keyboard	Latch output ports in 2nd address
17	VDD		+5V power	
18	RXD	1	MIDI serial data	
19~26	$sd_0 \sim sd_7$	1	Data input port	Data input ports to 2nd address
27	TXD	0	MIDI serial data	
28 ~ 35	$D_0 \sim D_7$	1/0	3-state data bus I/O ports	
36	VR	ı	VECTOR ADDRESS REQUEST	Used for Z-80 MODE 2, IRQ
37	IRQ	0	Interrupt request generated when receiving and transmitting MIDI signal	Maskable
38	ĪC	1	"L" reset data IRQ "H", OPM "H"	ST0 ~ ST7 "H", D0 ~ D7 "Hi impedance"
39	φΑ	1	Clock for MIDI baud rate generation	
40	φ	. 1	CPU Master clock for synchronizing with CPU	


• OPM (YM2151)

PIN NO.	PIN NAME	1/0	FUNCTION	REMARKS
1	Vss	_	Ground	
2	ĪRQ		Interrupt request output port	
3	IC	1	"L" reset	
4	A_0	1	Selection signal for internal register	
5	A ₀ WT RD	1	Write request for data from CPU	
6	RD		Read request for data from CPU	
7	CS	1	Chip select	
8			Not used	
9	CT1	0	Signal for switching voice synchesis filter	
			characteristics	
10	D_0	1/0	3-state data bus I/O port	
11	Vss	-	Ground	
12~18	$D_1 \sim D_7$	1/0	3-state data bus I/O ports	
19	SH1	0	Signal for separating L and R	
20	SH2	0	Signal for separating Land h	
21	s_0	0	Serial data for sound source (L, R)	
22	VDD	_	+5V power	
23	φ1	0	Clock for DAC synchronization	
24	φ	1	CPU Master clock for synchronizing with CPU	


LSI PIN CONFIGURATION




■ IC DIAGRAM









• 74LS245 Quad 3 State Bus Buffers




• 74LS367 Hex 3 State Bus Buffers



• DAC Diagram (YM3012)





07 19 00 413 86 125 18 07 412 37 125 17 08 11 23 125 18 07 412 37 125 18 07 412 37 125 18 07 412 37 125 18 07 41 37 12 CN314

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140

C03140 < 20° [C312 00~07 RAS, MPX, CAS2, MT WR-8, RD-8, 10R0-8, MI-8 SIDE SLOT CN303 SLOT | CN301 086 086 086 088 088 080 080 482 482 480 1C318 08308

23.5 08350 0235

24.5 0780 02

25.5 08350 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255

25.5 0850 0255


25.5 0850 0255


25.5 0850 0255


25.5 0850 0255


25.5 0850 0255

25.5 08 10311 A86 A810 A815 A86 A810 < 080 ~ 087 MI-8, RESH-8, MREG-8, TORO-8, RO-8, WR-8 CST, CS2, CS1, 2, SCF1, SCF2, SCF30, SCF31, SCF33 RESET, EXIMP, EXWALT GND (CM316-1) GND (CM316-2) Video Modulation Unit (SW201) COLOR B/W GNO 20 100/10 (OAC) 2007/6 V10E0 (CN203) AUDIO OUT GN1 ICN313 -11 8313 820 SC (CN313-101 (CN204) VIDEO OUT EF (CN313-9) P8550990 CX-5MC P8551130 CX-5ME P8551140 CX-5MA P8551160 CX-5MF, B, P SYNC (CN313-81 GNO. ICN313 - 61 -0 5 0 FM (CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41)
(CR333-41) -12v (CN304-1) \$\frac{1}{6}\frac{1}{6 (CN304-2) (CN304-2) +12V (CN304-3) 1CN304-4) FROM POWER GNO (CN304-5) Circuit Board CPU VB441900 Video Circuit Canada (CH304-7) +5V (CN304-101 > *331 (CN309-1) PROTECTOR \$ w11 | (CN309 - 21 | \$ w22 | (CN309 - 3) 5W22 5W12 AAST OF THE STATE 2 3 13 17 00 0 0 0 Circuit Board I6K-VRAM TC303, 304 : MB81416-12

















64K DRAM CIRCUIT BOARD



CIRCUIT BOARD (FM SOUND UNIT)









■ CX-5MII CIRCUIT BOARD


- ◆PB551130 (CX-5MIIE)◆PB551140 (CX-5MIIA)◆PB551160 (CX5MIIF,B,P)

● PB551150 (CX5MIIF) old










































● NP552400 (CX-5M B,P)

■ POWER SUPPLY UNIT CIRCUIT BOARD

● NP552400 (CX-5M B,P)



● NP552500 (CX-5M C)

