## MUSIC COMPUTER CX-5M II

SERVICE MANUAL


CX-5M IIC
CX-5M IIE
CX-5M IIF
CX-5M II A
CX-5M IIB
CX-5M IIP

## CONTENTS

msX COMPUTER ACCORDING TO AREA. . . . . . 1
SCREEN DISPLAY . . . . . . . . . . . . . . . . . . . . . . 1
SPECIFICATION . . . . . . . . . . . . . . . . . . . . . . . . 2
CX-5MII BRIEF DESCRIPTION . . . . . . . . . . . . . . . 3
MUSIC FUNCTIONS (SFG-05 COMPATIBLE) . . . . 7
MIDI RECEIVING AND TRANSMITTING DATA . . 8
SLOT A AND SLOT B ASSIGNMENT . . . . . . . . . 10
DISASSEMBLY PROCEDURES . . . . . . . . . . . . . 11
ADJUSTMENTS . . . . . . . . . . . . . . . . . . . . . . 15
OPERATION OF POWER SUPPLY CIRCUIT . . . . 16
LSI DATA TABLE ................... . . . 17
LSI PIN CONFIGURATION . . . . . . . . . . . . . . . . 22
IC DIAGRAM . . . . . . . . . . . . . . . . . . . . . . . . 23
PARTS LIST 0.99K-897 @ Printed in Japan ' 86.6

Scanned by Jean-Pierre Dubois, converted to pdf by MSXHans, 2001

## MSX COMPUTER ACCORDING TO AREA

There are different models of YAMAHA MSX COMPUTER according to area, this manual refer to the computer as only' the CX-5MII, referring to all models. Where reference to particular model is called for: the specific model number pertaining to the area in question will be used. The different model numbers, and the area to which they pertain, are as follows.

| CX-5MIIC | Canada | (NTSC) |
| :---: | :---: | :---: |
| CX-5MIIE | United Kingdom . . . . . . | (PAL-I) |
| CX-5MIIA | Australia and New Zealand | (PAL-B) |
| CX-5MIIF | France | (PAL-G) |
| CX-5MIIB | Italy | (PAL-G) |
| CX-5MIIP | Spain | (PAL-G) |

## SCREEN DISPLAY

Display mode (on the BASIC language mode)

| MODE |  | Resolution | Size | Patterns Number | Specified Color | Sprite | Characters |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Text I <br> (Screen 0) | MAX | $256 \times 192$ | $6 \times 8$ | 256 | $\begin{aligned} & 2 \text { out of } 16 \\ & \text { colors } \end{aligned}$ | No | $40 \times 24$ |
|  | Suggested values | $240 \times 192$ |  |  |  |  | $37 \times 24$ |
| Text II <br> (Screen 0) | MAX | $512 \times 192$ | $6 \times 8$ | 256 | $\begin{aligned} & 2 \text { out of } 16 \\ & \text { colors } \end{aligned}$ | No | $80 \times 24$ |
|  | Suggested values | $480 \times 192$ |  |  |  |  |  |
| Text <br> (Screen 1) | MAX | $256 \times 192$ | $8 \times 8$ | 256 | 16 colors | Yes | $32 \times 24$ |
|  | Suggested values | $240 \times 192$ |  |  |  |  | $29 \times 24$ |
| Graphic (Screen 2) | MAX | $256 \times 192$ | $8 \times 8$ | 768 | 16 colors | Yes | $32 \times 24$ |
|  | Suggested values | $240 \times 192$ |  |  |  |  | $29 \times 24$ |
| Multi-color (Screen 3) | MAX | $64 \times 48 \mathrm{blk}$ | $\begin{gathered} 4 \times 4 \\ \text { per block } \end{gathered}$ | - | 16 colors | Yes | - |
|  | Suggested values | $60 \times 40 \mathrm{blk}$ |  |  |  |  |  |

[^0]
## SPECIFICATION

| CPU |  |
| :---: | :---: |
| Type: | LH0080A (Z80A compatible) $\cdots$ |
| Clock: | 3.579545 MHz |
| Wait: | 1 wait in M1 cycle |
| Interrupt: | NMI-not used <br> INT-accept interrupts from VDP and cartridge SLOT |
|  | The interrupt mode is $\mathbf{Z 8 0}$ mode 1. The interval of the interrupt is 50 Hz (NTSC: 60 Hz ). |
| Reset: | Power on reset and reset switch. |
| MEMORY |  |
| Main Memory: | 128 Kbyte (128 Model) |
| (RAM) | 64 Kbyte ( 64 Model) |
| BASIC ROM: | 32 Kbyte (MSX1-BASIC) |
| Sub ROM: | 16 Kbyte (for 80 Chara) |
| Video RAM: | 16 Kbyte |
| VIDEO DISPLAY Video Display Processor (VDP) |  |
| Type: | V9938 |
| Character Set: | 256 alphanumeric and graphic characters |
| Color: | 16 colors |
| Text mode: | SCREEN 0 or SCREEN 1 |
| Capability: | 24 lines by up to 80 columns (Software selectable) |
| Resolution: | $256 \times 192$ pixels (non interlace) |
| INPUTS AND OUTPUTS |  |
| Keyboard: | Stroke type step sculpture keyboard. Alphanumeric and special characters . 48 Control and special effect keys . . . . 16 Cursor movement keys Function keys (programmable) CAPS lock key with LED indicator |
| Cassette Interface: | 8 pin DIN female connector Baud rate 1200/2400 BPS selectable by software, FSK format. With remote control (Cassette motor ON/OFF) |
| Printer Interface: | Standard centronics 8 -bit parallel TTL logic level <br> 14 pin female connector |
| Univarsal I/O Interface: | 2 ports (JOYSTICK) <br> 9 pin male connectors TTL logic level |
| Audio/Video Output: | 1) MONITOR output <br> RCA type pin connector CX-5MIIE, F, A, B, P <br> PAL composite video output 75 ohm <br> CX-5MIIC <br> NTSC composite video output 75 ohm |
|  | 2) SOUND output <br> RCA type pin connector CX-5MIIC, E, F, A, B, P 8 octaves 3 tones + noise BEEP sound |
|  | 3) RF output <br> RCA type pin connector <br> CX-5MIIC: NTSC (VHF3, 4) <br> CX-5MIIA: PAL (VHF3, 4) <br> CX-5MIIE, F, B, P:PAL (UHF36) |
|  | 4) RGB output 8 pin DIN female connector CX-5MIIC, E, F, A, B, P |
|  | 5) Color or Block/White switch Monitor and RF output used |

Upper SLOT A, B: $\quad \begin{aligned} \text { SLOT } 1,2 \\ 50 \text { pin } M S X \\ \text { standard female con }\end{aligned}$
SIDE SLOT:
50 pin MSX standard female con
nector SLOT 33 60 pin edge card connector FM sound unit
BILT in ROM SOCKET: SLOT 30
30 pin plug right ungle typé

## FM SOUND SYNTHESIZER UNIT

Number of Preset Voices: 46
Simultaneous Notes: $\quad U p$ to 8 notes
Audio L/R Outputs: $\quad-9 \pm 2 \mathrm{~dB}, 1.8 \mathrm{k} \Omega$ RCA-pin jacks
MIDI IN/OUT: $\quad 5$ pin DIN female connectors
Music Keyboard: $\quad$ For connection to an optional YK-01 or YK-10, 20 music keyboard. 20 pin male connector

POWER SUPPLY UNIT CAPACITY
$+5 \mathrm{~V} \pm 5 \% 2.0 \mathrm{~A}$
$+5 \mathrm{~V} \pm 5 \% 2.0 \mathrm{~A}$
$+12 \mathrm{~V} \pm 10 \% 0.3 \mathrm{~A}$
$+12 V \pm 10 \% 0.16 A$
GENERAL SPECIFICATIONS
Line voltage: CX-5MIIC
$117 \mathrm{~V} \pm 15 \%, 50 / 60 \mathrm{~Hz}$
CX-5MIIE, F, A
$220 \sim 240 \mathrm{~V}, 50 / 60 \mathrm{~Hz}$
cx .5 MHB P
CX-5MIIB, $P$
$120 \mathrm{~V} \pm 10 \%, 50 / 60 \mathrm{~Hz}$ $220 \mathrm{~V} \pm 10 \%, 50 / 60 \mathrm{~Hz}$ Switchable
10W
18W MAX
$440(\mathrm{~W}) \times 285(\mathrm{D}) \times 98(\mathrm{H})$
3.5 kg (about)
$2,000 \mathrm{~mm}+50 \mathrm{~mm}$ with AC plug (CX-5MIIC, F, A, B, P)

## ■CX-5MII BRIEF DESCRIPTION

- Memory map and slot area

* Terminology: Primary slot . . . . . Slot which is enabled by slot select register with in MPS chips (1/O address 0A8H)

Secondary slot . . . Slot which is enabled by expansion slot register placed at OFFFH (Memory address)
Page . . . . . . . . . . Block of memory (maximum 16KB) in each slot. A slot is divided into 4 pages.

* Every select signal of each slot is output from MPS (100 pin LSI: S-3527)
MSX BASIC ROM
ROMCS
SLOT A, SLOT B
$\overline{\text { SLT1 }}, \overline{\mathrm{SLT} 2}, \overline{\mathrm{CS} 1}, \overline{\mathrm{CS} 2}, \overline{\mathrm{CS} 12}$
Extended BASIC ROM . . . $\overline{\text { SLT30 }}$ (SUB ROM)
Built-in ROM socket . . . . . . $\overline{\text { SLT31 }}, \overline{\mathrm{CS} 1}, \overline{\mathrm{CS} 2}, \overline{\mathrm{CS} 12}$
Main memory area . . . . . . . MPX, $\overline{\text { WE, }} \overline{\mathrm{RAS}}, \overline{\mathrm{CAS} 2}$
Side slot . . . . . . . . . . . . . . . SLT33, CS1, CS2, CS12
* With the memory mapper circuit, the block by the unit of 16 K bytes in the PHYSICAL MEMORY space can be mapped freely on each page of the MAIN MEMORY space.
- I/O port area map

The CPU (Z80A) has a 256 -bytes area as I/O ports. Under the MSX specification, the 256 -bytes ( $00 \mathrm{H} \sim \mathrm{FFH}$ ) are reserved in the following way:


All I/O port addresses shown in the above I/O port area map are located within the 100 -pin LS! (S-3527). The LSI encloses the $\mu$ PD-8255A (PPI), YM2149 (SSG), and printer control circuit shown in the map. In addition, it has memory area and slot control functions.

* MPS (S-3527) I/O ports register

All the following MPS (S-3527) I/O ports provide the same port control functions as the PPI ( $\mu$ PD-8255AC) and SSG (YM2149):
I/O address A8H (PAO ~PA7): Slot select data register
A9H (PBO ~PB7): Keyboard scanning data input (return) port
AAH (PCO ~PC3): Keyboard scanning data output port
(PC4): Data recorder (cassette recorder) motor ON/OFF control bit
(PC5): Output FSK specification data to data recorder (cassette)
(PC6): CAPS LED control bit (on when "L")
(PC7): Emits beeping sound through 1 bit output
I/O address $\mathrm{AOH} \sim \mathrm{A} 2 \mathrm{H}$
Internal SSG register number: 10 H
(IOAO~IOA5): Input port for general purpose. Input/output port (JOYSTICK 1, 2) data scanning.
(IOA6): Not used
(1OA7): Input port for data from data recorder (cassette).
Internal SSG regester number: 11 H
(IOBO ~ IOB3): JOYSTICK port scanning data output.
(IOB4): JOYSTICK 1 strobe signal output.
(IOB5): JOYSTICK 2 strobe signal output.
(IOB6): JOYSTICK 1 or 2 select signal "L". ... JOYSTICK 1 selected "'H". .... JOYSTICK 2 selected

- MPS (MSX Port Controller and Sound Generator) : S-3527

The MPS (S-3527) is a 100 -pin CMOS LSI specifically developed to support MSX. With a built-in PPI ( $\mu$ PD-8255) and SSG (YM-2149), the MPS provides the following system controller functions:

- Memory and slot area control
- ROM (MSX-BASIC ROM: 32K bytes) access $\overline{R O M C S}$
- RAM (D-RAM: 64 K bytes) access ̄AS, MPX, $\overline{W E}, \overline{\mathrm{CAS}} 2$
- Basic slot (\# 1, \# 2, \#3) control . . . Primary slot control
- Selection and control of expansion slots (\#00, \#01, \#02, \#03) ... . Secondary slot
- I/O area (1/O peripheral) control
- Printer control

BUSY, PDBn, $\overline{\text { PSTB }}$

- VDP (video display processor) control

VDPCW, $\overline{\text { VDPCR }}$

- With a built-in PPI ( $\mu$ PD-8255) and SSG (YM-2149)
- 3-Channel 3-level voice and noise output
- Dual joystick (or general-purpose port) control
- Data recorder I/O control
- Keyboard control
- Insertion of 1 WAIT in the CPU M1 cycle
- RESET signal processing
- CPU clock ( 3.57954 MHz ) input
«MPS Block Diagram 》

* Removing MPS

1 Cut the legs with a cutter, being careful not to damage the pattern, as show in Figure $A$ or fuse the solder with a special soldering iron as in Figure B.
2 After removing the MPS, desolder it with care not to damage the pattern.


Fig. A


Fig. $B$

- VDP (Video Display Processor): V-9938

The VDP (V-9938) is a 64 -pin MOS LSI developed for MSX2 concurrently with the MPS. The VDP is run on the MSX1 specifications. It provides the following functions:
To provide software compatibility with the VDP (TMS9918A).
To generate linear RGB signals and composite video signals. Here, various video signals are produced from the linear RGB signals without using the composite video signals.
To use 16 K bytes as video-RAM.
To supply a CPU clock ( 3.579545 MHz ). The clock generated by a quartz oscillator ( 21.47727 MHz ) connected to pins 63 and 64 is internally demultipled and output to CPU clock pin 8.

《 VDP Block Diagram $\gg$


## MUSIC FUNCTIONS (SFG-O5 COMPATIBLE)

- Audio characteristics

| Output level | 1 tone | 4 tone | 8 tone ! |
| :---: | :---: | :---: | :---: |
| LINE OUT (L, R) | $-16 \pm 2 \mathrm{dBm}$ | $-11 \pm 2 \mathrm{dBm}$ | $-9 \pm 2 \mathrm{dBm}$ |
| Standard BUS (59PIN) | $-17 \pm 2 \mathrm{dBm}$ | $-12 \pm 2 \mathrm{dBm}$ | $-10 \pm 2 \mathrm{dBm}$ |

Condition : KEY 440 Hz to $880 \mathrm{~Hz}, 1$ to 8 tones when FM standard FLUTE tone is selected.
Note : SOUND-IN of standard BUS is 49 pin and that of SIDE SLOT is 59 pin.

- Filter characteristics

| Condition | 440 Hz | 1 KHz | 2.7 KHz | 10 KHz | 16 KHz | 20 KHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CTI $[\mathrm{iC} 1019$ pin $]$ <br> OFF (L or R-ch) | $+7.5 \pm 1 \mathrm{~dB}$ |  |  | $+6.0 \pm 1 \mathrm{~dB}$ | $+4.2 \pm 1 \mathrm{~dB}$ | $+2.8 \pm 1 \mathrm{~dB}$ |
| CTI (iC 101 9pin] <br> ON (R-ch only) | $+7.5 \pm 1 \mathrm{~dB}$ | $+6.3 \pm 1 \mathrm{~dB}$ | $+1.5 \pm 1 \mathrm{~dB}$ | $-9.5 \pm 1 \mathrm{~dB}$ |  |  |

- Output impedance

| LINE OUT | $1.8 \mathrm{~K} \Omega$ |
| :---: | :---: |
| BUS OUT | $1.0 \mathrm{~K} \Omega$ |

- Music function I/O address map



## I MIDI RECEIVING AND TRANSMITTING DATA

The unit receives the following MIDI signals (when CALL MUSIC is functioning).

- MIDI receiving data
- Channel message

When the MIDI receiving channel is specified for each instrument, the unit receives the following MIDI signals transmitted through the specified channel.
(1) Key-OFF

Status
Note No.
Velocity
(2) Key-ON

Status
Note No.
Veleciry
$1000 n n n n(8 n H)$
$0 k k k k k k k$
$0 v v v v v v v$
$1001 n n n n(9 n H)$
$0 k k k k k k k$
$0 v v v v v v v$
$\mathrm{n}=$ channel No.
$\mathrm{k}=0(\mathrm{C}-2) \sim 127$ (G8)
$v$ : Neglected
(3) Control change

Status
$1011 \mathrm{nnnn}(\mathrm{BnH})$
$\mathrm{n}=$ channel No .
$\mathrm{k}=0$ (C-2) ~127 (G8)
$v=0 \quad$ Key-OFF
$v=1 \sim 127$ Key-ON

Control No. $0 \mathrm{ccccccc} \quad \mathrm{c}=$ control No.
Control Value
Ovvvvvvv
$C=5$ Portamento time (SOLO mode only)
C= 7 Volume
$C=64$ Sustain switch
$\mathrm{C}=65$ Portamento switch (SOLO mode only)
C=125 All notes OFF
(4) Program change

Status $\quad 1100 n n n n(C n H) \quad n=$ channel No.
Program No. $\quad 0$ ppppppp $\quad p=$ program No. $(0 \sim 47)$

- System real time message

The unit receives the following system real time messages when the play clock is MIDI.
(1) Timing clock

Status $11111000(\mathrm{~F} 8 \mathrm{H})$
(2) Start

Status $\quad 11111010$ (FAH)
(3) Continue start
Status $\quad 11111011$ (FBH)
(4) Stop

Status $\quad 11111100$ (FCH)

- MIDI transmitting data

The unit transmits the content played by the music keyboard and reproduction data through MIDI channel 1.

- Channel voice message
(1) Key-OFF/Key-ON

Status $\quad 10010000(90 \mathrm{H})$
Note No. $\quad 0 k k k k k k k \quad k=0(C-2) \sim 127$ (G8)
Velocity $\quad 0 \vee v \vee v v v v \quad v=0 \quad$ key-OFF
$v=1 \sim 127$ key-ON

- System real time message

The unit outputs the following system real time messages when the play clock is INTERNAI.
(1) Timing clock

Statús … $\quad 11111000(\mathrm{~F} 8 \mathrm{H})$
(2) Start

Status $\quad 11111010(\mathrm{FAH})$
(3) Stop

Status
$11111100(\mathrm{FCH})$


## SLOT A AND SLOT B ASSIGNMENT

| Pin No. | Pin Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| 1 | - $\overline{\operatorname{CS} 1}$ | 0 | Select Signal for.ROM 4000H-7FFFH |
| 2 | CS2 | 0 | Select Signal for ROM 8000H-BFFFH |
| 3 | $\overline{\text { CS1, } 2}$ | 0 | Select Signal for ROM 4000H-BFFFH |
| 4 | SLTSL | 0 | Slot Select Signal |
| 5 | N/C | - | Inhibited to use |
| 6 | $\overline{\text { RFSH }}$ | 0 | Dinamic RAM refresh signal |
| 7 | EXT WAIT | 1 | WAIT request, open collector signal |
| 8 | EXTINT | 1 | Maskable interrupt request, open collector signal |
| 9 | M1 | 0 | M1 signal from CPU |
| 10 | BUSDIR | 1 | Direction Control for external Bus Buffer |
| 11 | TORQ | 0 | 1/O request from CPU |
| 12 | MERQ | 0 | Internal memory request from CPU |
| 13 | WR | 0 | Write request from CPU |
| 14 | $\overline{\mathrm{RD}}$ | 0 | Road request from CPU |
| 15 | RESET | 0 | System Preset signal |
| 16 | N/C | - | Inhibited to use |
| 17 | A9 | 0 | $)$ |
| 18 | A15 | 0 |  |
| 19 | A11 | 0 |  |
| 20 | A10 | 0 |  |
| 21 | A7 | 0 |  |
| 22 | A6 | O |  |
| 23 | A12 | 0 |  |
| 24 | A8 | 0 |  |
| 25 | A14 | 0 | Address Bus signal |
| 26 | A13 | 0 |  |
| 27 | A1 | $\bigcirc$ |  |
| 28 | A0 | 0 |  |
| 29 | A3 | 0 |  |
| 30 | A2 | 0 |  |
| 31 | A5 | 0 |  |
| 32 | A4 | 0 | , |
| 33 | D1 | 1/0 |  |
| 34 | D0 | 1/0 |  |
| 35 | D3 | 1/0 |  |
| 36 | D2 | 1/0 | Data Bus signal |
| 37 | D5 | 1/0 |  |
| 38 | D4 | 1/0 |  |
| 39 | D7 | 1/0 |  |
| 40 | D6 | 1/0 |  |
| 41 | GND | - | Ground |
| 42 | CLOCK | 0 | System Clock 3.579545 MHz |
| 43 | GND | - | Ground |
| 44 | SW1 | - | System protection |
| 45 | +5 | -- | Power Supply +5 V |
| 46 | SW2 | - | System protection (Note: SW1 and SW2 is in connection when Cartridge is inserted.) |
| 47 | +5 | - | Power Supply +5 V |
| 48 | +12 | - | Power Supply +12 V |
| 49 | SOUND IN | 1 | Sound input line ( -5 dbm ) mixed with PSG sound and output |
| 50 | -12 | - | Power Supply -12V |

- SIDE SLOT assignment

| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Pin Name | 1/0 | Description |
| :---: | :---: | :---: | :---: |
| 1 | SOUND OUT | 0 | Mixing Sound out of SSG. PP1 |
| 2 | GND | - | Ground |
| 3 | GND | - | Ground |
| 4 | NC | - |  |
| 5 | NC | - | $\}$ Non connect |
| 6 | NC | - |  |
| 7 | VIDEO | 0 | Video Out |
| 8 | NC | - |  |
| 9 | NC | - | $\}$ Non comect |
| 10 | NC | - |  |
| 11-60 | $\cdots$. |  | Exactly same as reqular slot |

- DISASSEMBLY PROCEDURES
- Before Proceeding with Repair.

1 Detach the side slot unit or cover.
2 Remove the screw in the center of the bottom case.
3 Remove the built-in ROM cartridge cover. If a ROM cartridge has been installed, remove it also.
4 Uncover the backup battery cover, remove the battery. (only MSX ${ }_{2}$ Version)

## 1) Top Case Removal

1 The top case can be lifted by pushing it at claws with a standard screwdriver as shown in Figure A. There are four claws. Release them one by one.
2 After releasing all the four claws, detach the top case by lifting it a little on the rear side. The top case is fixed on the front side at the claw as shown in Figure B. Never use undue force to release it.


Fig. A


## 2) Keyboard Unit Removal

1 Remove four screws on both sides (four in total) of the keyboard unit.
2 Lift off the keyboard unit, slowly removing the flat cable from the CPU circuit board.
3 Remove Upper shield (only CX-5MIIU, G)


- Board and Unit Removal Procedures

Remove the boards and units in the following sequence. Reverse the removal procedures to reinstall them.
Step 1) Power supply unit removal
Step 2) Video module unit removal
Step 3) Side slot earth plate removal
Step 4) Main CPU board removal
Step 5) Bottom shield removal

## 3) Power Supply Unit Removal

1 Pull out the power connector attached to the power supply unit. Next, disconnect the AC inlet (power switch and power cable). Then, pull out the connector (bundled wires) from the CPU circuit board.
2 Remove four screws. Next, pulling forward the stopper claw extending from the bottom case, lift the CPU board on the front side. Then, remove the power supply unit by pulling it forward as a whole.

4) Video Module Unit Removal

1 Pull out the connector from the CPU circuit board.
2 Remove two screws.
3 Pushing the rear panel inward a little, lift off the video module unit.
(The video module unit has legs as shown. Be careful not to damage them during removal.)

* In attaching the connector to the video module unit, insert it while holding the lower side of the circuit board as it is easily cracked.



## 5) CPU Circuit Board Removal

1 Remove seven screws securing the CPU circuit board in position.
2 Remove the side slot earth plate.
3 Release the two stopper claws extending from the bottom case by lifting the board a little on the front side. Then, remove the CPU circuit board by pulling it forward. Note that the in CPU circuit board is also secured in position by two stopper claws from the bottom case. The printer connector stoppers may be secured with a rubber band to facilitate servicing.


* The video RAM circuit board and the main RAM circuit board are screwed to the bottom case by a grounding plate each. Follow the steps below to remove these boards.

6) Video RAM Circuit Board Removal

1 Remove one screw securing the video modulation unit, or remove the video modulation unit. Next, release the board stopper claws.
2 Detach the video RAM circuit board from the CPU circuit board connector.
7) Main RAM Circuit Board Removal

Remove one screw securing the power supply unit, or remove the power supply unit.
Remove the side siot earth plate.
Next, release the board stopper claws and detach the main RAM circuit board from the CPU circuit board connector.
8) Overhauling Keyboard Unit

1 Desolder S64, S63, D2, and D1 (CAPS and CODE key switches and LEDs) on the sub-circuit board (1) .
2 Raise the sub-circuit board by removing the six plastic pins securing the sub-circuit board and the power LED. Extract the CN2 and CN3 flat cables at this time (2).
3 Remove the switch frame by unscrewing 17 special screws.
4 Pull out the keytops slowly as shown.
5 The key switch unit can be removed by holding it on the left and right claws and pushing them inward.


## ADJUSTMENTS

| Adjustment | Equipment <br> required | Measure at | Adjust | Readings |
| :---: | :---: | :---: | :---: | :---: |
| +5V supply <br> voltage | DVM <br> (Digital voltmeter) | Pin \#4 and 7 of <br> connector <br> CN2, CPU board | VR101 <br> power supply | $+5 \mathrm{~V} \pm 0.25 \mathrm{~V}$ |
| Clock <br> frequency | Frequency <br> counter | Pin \#6 of $\mathrm{Z80A}$ <br> CPU |  | 3.579545 MHz <br> $\pm 500 \mathrm{~Hz}$ |

Notes) Check $A C$ line voltage to insure that it is specification voltage $\pm 10 \%$.
The adjustment for +5 V supply voltage should be made while the circuitry of the $\mathrm{CX}-5 \mathrm{MII}$ is connected.

- Measurement

| Item |  |
| :--- | :--- |
| Conditions | - Connect power circuit to CPU board. <br> - Apply no load to each slot (game cartridge, etc.) of CPU board. <br> - Don't connect peripheral equipments (printer, JOYSTICK, etc.). |
| Voltage | $+5 \mathrm{~V} \pm 5 \%$ |
| Voltage to <br> be confirmed | $--12 \mathrm{~V}(1 \mathrm{pin}) \&$ GND: $-12 \mathrm{~V} \pm 12.5 \%$ <br> $-+12 \mathrm{~V}(2,3$ pin $) \&$ GND: $+12 \mathrm{~V} \pm 12.5 \%$ |

- Adjust VR101 so that the above listed voltages are obtained at each voltage output pin with each unit connected. Also, confirm that the output voltage is within the tolerance range even when the power voltage is 220 to 240 V or 117 V .
- Check to make sure that each output voltage is within the cartridge protect voltage when the micro switch of the upper slot is turned OFF (pressed) or the 9 pin circuit of CN102 is opened.

| Circuit name | Voltage | Tolerance range | Cartridge protect voltage |
| :---: | :---: | :---: | :---: |
| -5 V | +5 V | $\pm 5 \mathrm{~V}$ | Within 1 V |
| +12 V | +12 V | $\pm 12.5 \mathrm{~V}$ | Within 2 V |
| -12 V | -12 V | $\pm 12.5 \mathrm{~V}$ | Wihtin 2 V |



The following is the destination and operation of the circuit.

1. In D1, C1 and RB are the base drive circuits, and the base current of Q102 is determined by RB.
2. Q101 operates as a voltage controller and cartridge protector.
3. The photocoupler (PC1) feeds the voltage fluctuation of +5 V back to the control circuit through the error detection circuit at all times. The control circuit controls output, based on the information fed back, by increasing and decreasing the base current of Q101 changing the oscillating frequency of Q102.
4. SW1, SW2 connected to Q103 in the cartridge protector circuit is ON at all times.
5. When Q103 is ON and the ROM cartridge is set in the slot-A erroneously, SW1 is turned OFF. Next, Q103 is turned ON, and the current flowing in the photocoupler (PC1) increases.
Then, the photocoupler (PC1) on the control circuit is turned ON to turn ON Q101.
The oscillating frequency of Q 102 increases, the energy stored in L 1 decreases, and output voltage lowers. When the ROM cartridge is properly set afterwards, $A$ and $B$ points in Fig. A are short-circuited, and voltage increases again.

LSI DATA TABLE

- CPU (LH0080A)

| PIN No. | PIN NAME | 1/0 | Active | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| 1~5 | A11, 12, 13, 14, 15 | 0 |  | Address bus |
| 6 | ¢ | 1 |  | CPU clock input ( 3.579545 MHz ) |
| $7 \sim 10$ | CD4, 3, 5, 6 | I/O |  | Data bus |
| 11 | Vod | 1 |  | Voltage Supply +5 V |
| $12 \sim 15$ | CD2, 7, 0, 1 | 1/0 |  | Data bus |
| 16 | INT | 1 | L | Mask-able interrupt input pin: Mode 1 is used for interrupt of MSXBASIC which is input by taking the logic OR of the VDP interrupt output (every $1 / 60$ s.) and the cartridge interrupt input (EXT INT) |
| 17 | NMI |  |  | Non-connect |
| 18 | HALT |  |  | Non-connect |
| 19 | $\overline{\text { MREC }}$ | 0 | L | Active when the effective address for memory access is on the address bus. |
| 20 | IORO | 0 | L | Active when the effective address for the input/output port access is on the address bus (also active when in INT or ACK cycle) |
| 21 | RD | 0 | L | Active during the period when the CPU can receive data from the memory and input/output port. |
| 22 | WR | 0 | L | Active when the CPU sends data to be stored in the memory and ińput/ output port to the data bus. |
| 23 | BUSAK |  |  | Pull up ( +5 V ) |
| 24 | WAIT | 1 | L | CPU remains in the wait state as long as this signal is active "L". <br> (No refresh signal is generated when in the WAIT state.) |
| 25 | BUSRO |  |  | Non-connect |
| 26 | RESET | 1 | L | The program counter becomes " 0 " at the $\overline{\text { RESET }}$ input and the CPU is initialized. |
| 27 | M1 | - | L | One " $L$ " pulse is output at each instruction fetch cycle (also active when in the INT or ACK cycle) |
| 28 | $\overline{\text { RFSH }}$ | 0 | L | Active when the low order 7 bit refresh address for D-RAM is on the address bus |
| 29 | Vss | 1 |  | Ground |
| $30 \sim 40$ | $\begin{gathered} \text { AO } 1,2,3,4,5,6, \\ 7,8,9,10 \end{gathered}$ | 0 |  | Address bus |

- MPS (S3527)

| PIN NO. | PIN NAME | 1/0 | ACtive | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| 1 | CMI | 1 |  | Read signal input from cassette tape |
| 2 | СМО | 0 |  | Write output to cassette tape |
| 3 | REM | 0 |  | Cassette control signal output (motor ON/OFF control) |
| 4 | PRISND | 0 |  | Software-controlled sound output |
| 5 | SSGSND | 0 |  | SSG anlog sound output |
| 6 | Vss |  |  | OV SSG ground |
| 7 | VDPCW | 0 |  | VDP (Video Display Processor) write timing signal output |
| 8 | VDPCR | 0 |  | VOP read timing signal output |
| 9 | RSEL | 1 | * | Slot expansion address input |
| $10 \sim 18$ | AB15 ~ ABO | 1 |  | Z80A CPU address bus input ( 9 bits) (AB15, AB14, AB7, AB6, AB5, AB4, AB3, AB1, ABO) |
| $19 \sim 26$ | DB7 ~ D80 | 1/0 |  | Z80A CPU data bus 1/O (8 bit) |
| 27 | SLT03/33 | 0 |  | Expanded slot 03 select signal |
| 28 | SLT01/31 | 0 |  | Expanded slot 01 select signal |
| 29 | ¢OUT | 0 |  | Z80A CPU clock output |
| 30 | $\phi \mathrm{IN}$ | 1 |  | Clock input (This signal is used via a buffer for clock input to other than the Z80A). |
| 31 | V ss |  |  | OV ground |
| 32 | RST O | 0 |  | Slot expansion initialization signal input |
| 33 | RST I | 1 | * | Slot expansion initialization signal input (RESET signal input) |
| 34 | M1 | 1 |  | Z80A CPU M1 input |
| 35 | RFSH | 1 |  | Z80A CPU RFSH input |
| 36 | MREO | 1 |  | Z80A CPU input |
| 37 | IORQ | 1 |  | Z80A CPU IORQ input |
| 38 | $\therefore \quad \overline{\mathrm{RD}}$ | 1 |  | Z80A CPU RD input |
| 39 | WR | 1 |  | Z80A CPU WR input |
| 40 | VDD |  |  | +5 V power supply |


| PIN NO. | PIN NAME | 1/0 | ACTIVE | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| 41 | WAIT | 0 | */ $\triangle$ | 1WAIT request signal output in M1 cycle (Wired togic with external WAIT signal possible) |
| 42 | $\overline{\text { ROMCS }}$ | 0 |  | MSX BASIC ROM select signal output |
| 43 | RAS | 0 |  | D-RAM RAS signal output (with Z80 RAS only refresh, fuṇtion) |
| 44 | MPX | 0 |  | D-RAM address multiplex signal output |
| 45 | $\overline{\text { CAS } 3}$ | 0 |  | D-RAM CAS signal output (CAS3: SLOT $\# 0 \mathrm{COOO} \sim$ FFFF) |
| 46 | CAS 2/E | 0 |  | D-RAM CAS signal output (CAS2/E: SLOT \#32 $0000 \sim$ FFFF) |
| 47 | WE | 0 |  | D-RAM write enable signal output |
| 48 | FWD 1 | 1 | * | JOYSTICK FWD 1 signal or general-purpose port input |
| 49 | BACK 1 | 1 | * | JOYSTICK BACK 1 signal or general-purpose port input |
| 50 | LEFT 1 | 1 | * | JOYSTICK LEFT 1 signal or general-purpose port input |
| 51 | RIGHT 1 | 1 | * | JOYSTICK RIGHT 1 signal or general-purpose port input |
| 52 | TRGA 1 | 1/O | $* / \Delta$ | JOYSTICK TRGA 1 signal or general-purpose port output (I/O by wired logic) |
| 53 | TRGB 1 | 1/0 | */ $\triangle$ | JOYSTICK TRGB 1 signal or general-purpose port output (I/O by wired logic) |
| 54 | STB 1 | 0 |  | General-purpose port output |
| 55 | FWD 2 | 1 | * | JOYSTICK FWD 2 signal or general-purpose port input |
| 56 | BACK 2 | 1 | * | JOYSTICK BACK 2 signal or general-purpose port input |
| 57 | LEFT 2 | 1 | * | JOYSTICK LEFT 2 signal or general-purpose port input |
| 58 | RIGHT 2 | 1 | * | JOYSTICK RIGHT 2 signal or general-purpose port input |
| 59 | TRGA 2 | 1/0 | $\cdots / \triangle$ | JOYSTICK TRGA 2 signal or general-purpose port output (I/O by wired logic) |
| 60 | TRGB 2 | 1/0 | $* / \triangle$ | JOYSTICK TRGB 2 signal or general-purpose port output (1/O by wired logic) |
| 61 | STB 2 | 0 |  | General-purpose port output |
| 62 | $\overline{\mathrm{Y10} / \mathrm{SK}}$ |  | */ $/ \triangle$ | Not used (Keyboard scanning signal output (1 bit)) |
| 63 | JIS/50 | 1 | * | Keyboard layout control input |
| 64 | CAPS | 0 | $\triangle$ | CAPS LED control signal output (Direct lighting of LED possible) |
| 65 | CODE | 0 | $\triangle$ | CODE LED control signal output (Direct lighting of LED possible) |
| $66 \sim 73$ | $\overline{\mathrm{xO}} \sim \overline{\mathrm{x} 7}$ | 1 | * | Keyboard return signal input ( 8 bits) ( X 6 serves as function select input on a reset.) |
| $74 \sim 83$ | $\overline{\mathrm{YO}} \sim \overline{\mathrm{Y9}}$ | 0 | $\triangle$ | Keyboard scanning signal output (10 bits) |
| 84 | $\overline{\text { CS1 }}$ | 0 |  | ROM select signal output ( $4000 \sim$ 7FFF) |
| 85 | $\overline{\mathrm{Cs} 2}$ | 0 |  | ROM select signal output ( $8000 \sim$ BFFF) |
| 86 | $\overline{\text { CS12 }}$ | 0 |  | ROM select signal output ( $4000 \sim$ BFFF) |
| 87 | SLT1 | 0 |  | Slot select signal output (SLOT \#1) |
| 88 | $\overline{\text { SLT2 }}$ | 0 |  | Slot select signal output (SLOT \#2) |
| 89 | SLT3/30 | 0 |  | Slot select signal output (SLOT \#3) |
| 90 | VDD |  |  | +5V power supply |
| 91 | BUSY | 1 | * | Printer status input |
| $92 \sim 99$ | PD87 ~ PD80 | 0 |  | Print data output (8 bits) |
| 100 | $\overline{\text { PSTB }}$ | 0 |  | Printer strobe output |

[^1]- VDP (V9938)


Note) * With pullup resistor ( $\simeq \mathbf{2 2 k}$ ) $\triangle$ Open Drain (Pull Down) OUTPUT

- 16Kbit x 4 DRAM (MB81416-12)

| PIN NO. | PIN NAME | 1/0 | ACTIVE | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $\overline{O E}$ | 1 |  | Output enable |
| 2, 3 | DQ1, DQ2 | 1/0 |  | Data output |
| 4 | WE | 1 |  | Write enable, write mode at active " $L$ " |
| 5 | $\overline{\mathrm{RAS}}$ | 1 |  | Lower address strobe |
| $6 \sim 8$ | A6, 5, 4 | 1 |  | Address input |
| 9 | VDO |  |  | Voltage Supply +5 V |
| $10 \sim 14$ | A7, 3, 2, 1, 0 | 1 |  | Address input |
| 15 | DQ3 | 1/0 |  | Data output |
| 16 | CAS | 1 |  | Column address strobe |
| 17 | DQ4 | 1/0 |  | Data output |
| 18 | Vss |  |  | Ground |
|  |  |  |  | Note) MB81416 is an N channet MOS RAM consisting of 16384 word $\times$ 4 bit. $\overline{\text { RAS }}$ only refresh type, write cycle (early write) type. |

- 64Kbit DRAM (MB8264)

| PIN NO. | PIN NAME | 1/0 | ACtive | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| 1 | N.C |  |  | Non-Connect |
| 2 | - D in | 1 |  | Data input |
| 3 | WE | 1 | L | Write enable, write mode to D-RAM at active "L" |
| 4 | $\overline{\text { RAS }}$ | 1 | L | Lower address strobe |
| $5 \sim 7$ | A0, 2, 1 | 1 |  | Address bus input |
| 8 | Vcc |  |  | +5V |
| $9 \sim 13$ | A7, 5, 4, 3, 6 | 1 |  | Address bus input |
| 14 | D out | 0 |  | Data output |
| 15 | $\overline{\text { CAS }}$ | 1 | L | Column address strobe |
| 16 | V ss |  |  | Ground |

- DAC (YM3012)

| PIN NO. | PIN NAME | I/O | FUNCTION |
| :---: | :---: | :---: | :--- |
| 1 | VDD | - | +5V power |
| 2 | CLOCK | 1 | Timing clock for synchronizing with OPE |
| 3 | GND | - |  |
| 4 | DATA | 1 | Tone sirial data |
| 5 | SAM2 | 1 | Sampling data (for LR separator) |
| 6 | SAM1 | 1 | Sampling data (for LR separator) |
| 7 | ICL | 1 | Initial clear |
| 8 | GND | - | Ground for analog |
| 9 | CH1 | 0 | 1CH (L-CH) analog signal |
| 10 | CH2 | 0 | 2CH (R-CH) analog signal |
| 11 | COM | O | Offset control |
| 12 | To BUF | 0 | Offset control |
| 13 | Mid-point | 0 | Offset control |
| 14 | BIAS compensation | 0 | Offset control |
| 15 | BIAS | 0 | Offset control |
| 16 | GND | - |  |

- MKS (YM2148)

| PIN NO. | PIN NAME | 1/0 | FUNCTION | REMARKS |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $V \mathrm{ss}$ | - | Ground |  |
| $2 \sim 4$ | $\mathrm{A}_{0} \stackrel{\sim}{\sim} \mathrm{~A}_{2}$ | 1 | Selection signal for internal registers |  |
| 5 | CS | 1 | Chip select |  |
| 6 | WT | 1 | Write request for data from CPU |  |
| 7 | RD | 1 | Read request for data from CPU |  |
| 8 | OPM | 0 | Address decode out to OPM | Output when $A_{0}$ to $A_{1}$ address input is 0 or 1. |
| $9 \sim 16$ | $\mathrm{ST}_{0} \sim \mathrm{ST}_{7}$ | 0 | Used as strobe output to keyboard | Latch output ports in 2nd address |
| 17 | VOD | - | +5V power |  |
| 18 | RXD | 1 | MIDI serial data |  |
| $19 \sim 26$ | $\mathrm{SD}_{0} \sim \mathrm{SD}_{7}$ | 1 | Data input port | Data input ports to 2nd address |
| 27 | TXD | 0 | MIDI serial data |  |
| $28 \sim 35$ | $\mathrm{D}_{0} \sim \mathrm{D}_{7}$ | 1/0 | 3-state data bus I/O ports |  |
| 36 | VR | 1 | VECTOR ADDRESS REQUEST | Used for Z-80 MODE 2, IRO |
| 37 | IRQ | 0 | Interrupt request generated when receiving and transmitting MIDI signal | Maskable |
| 38 | IC | 1 | "L" reset data IRQ " H ", $\overline{\text { OPM }}$ " $\mathrm{H}^{\prime \prime}$ | STO~ST7 "H", DO ~D7 "Hi impedance" |
| 39 | $\phi \mathrm{A}$ | 1 | Clock for MIDI baud rate generation |  |
| 40 | $\phi$ | 1 | CPU Master clock for synchronizing with CPU |  |

- OPM (YM2151)

| PIN NO. | PIN NAME | 1/O | FUNCTION | REMARKS |
| :---: | :---: | :---: | :---: | :---: |
| 1 | $\overline{\mathrm{V} s \mathrm{~s}}$ | - | Ground |  |
| 2 | $\overline{\text { IRO }}$ |  | Interrupt request output port |  |
| 3 | $\overline{\text { IC }}$ | 1 | "L" reset |  |
| 4 | $\mathrm{A}_{0}$ | 1 | Selection signal for internal register |  |
| 5 | $\overline{W T}$ | 1 | Write request for data from CPU |  |
| 6 | $\overline{R D}$ | 1 | Read request for data from CPU |  |
| 7 | $\overline{\mathrm{CS}}$ | 1 | Chip select |  |
| 8 |  |  | Not used |  |
| 9 | $\overline{\text { CT1 }}$ | 0 | Signal for switching voice synchesis filter characteristics |  |
| 10 | $\mathrm{D}_{0}$ | 1/0 | 3-state data bus I/O port |  |
| 11 | Vss | - | Ground |  |
| $12 \sim 18$ | $\mathrm{D}_{1} \sim \mathrm{D}_{7}$ | 1/0 | 3-state data bus 1/O ports |  |
| 19 | SH1 | 0 | Signal for separating $L$ and $R$ |  |
| 20 | SH2 | 0 | Signal for separating $L$ and $R$ |  |
| 21 | $\mathrm{S}_{0}$ | 0 | Serial data for sound source ( $L, R$ ) |  |
| 22 | VDO | - | +5V power |  |
| 23 | $\phi 1$ | 0 | Clock for DAC synchronization |  |
| 24 | $\phi$ | 1 | CPU Master clock for synchronizing with CPU |  |

LSI PIN CONFIGURATION


-74LS244
Octal 3 State Bus Buffers


- 74LS245

Quad 3 State Bus Buffers


- 74LS367

Hex 3 State Bus Buffers


- DAC Diagram (YM3012)

- CX-5MII 64K/128 SCHEMATIC CIRCUIT DIAGRAM














ayvoa lincyiv linn klddns

(d'g WG-XI) OOtZGGdN•

■POWER SUPPLY UNIT CIRCUIT BOARD

- NP552400 (CX-5M B, P)

- NP552500 (CX-5M C)



[^0]:    Suggested values: The eight pixels form the left and the sixteen pixels from the right of the horizontal line are not used by the software.

[^1]:    Note) * With pullup resistor ( $\simeq 22 K$ ) $\triangle$ Open Drain (Pull Down) OUTPUT

